

8127104

EXPRESS MAIL NO. EV529823687US

2124/44  
41



PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants : Rakesh Malik et al.  
Application No. : 09/807,500  
Filed : June 11, 2001  
For : AREA EFFICIENT REALIZATION OF COEFFICIENT  
ARCHITECTURE FOR BIT-SERIAL FIR, IIR FILTERS AND  
COMBINATIONAL/SEQUENTIAL LOGIC STRUCTURE WITH  
ZERO LATENCY CLOCK OUTPUT  
Examiner : Chat C. Do  
Art Unit : 2124  
Docket No. : 851663.422USPC  
Date : August 26, 2004

Mail Stop Amendment  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

RECEIVED

AUG 31 2004

Technology Center 2100

AMENDMENT

Commissioner for Patents:

In response to the Office Action dated February 26, 2004, please extend the period of time for response three months, to expire on August 26, 2004. Enclosed are a Petition for an Extension of Time and the requisite fee. Please amend the application as follows:

**Amendments to the Specification** begin on page 2 of this paper.

**Amendments to the Claims** are reflected in the listing of claims which begins on page 4 of this paper.

**Amendments to the Abstract** begin on page 9 of this paper.

**Amendments to the Drawings** begin on page 10 of this paper and include an attached Replacement Sheet.

**Remarks/Arguments** begin on page 11 of this paper.